Mutiple test cases needs to be run sequentially in SV or UVM

SystemVerilog
,
2

In reply to rtawade:

Post your code please. Your description is confusing.