In reply to ben@SystemVerilog.us:
Thanks for the reply ben,
Just a little more clarification that i want is:
In both the cases, ##1 will be always with respect to clock 2 only, is that correct understanding?
Is there a reasoning as to why the ##2 or above is not allowed after the implication in these cases ?