Multiple clocking block event question

SystemVerilog
2

In reply to robert.liu:

The LRM section 14.10 says that your code is equivalent to writing

begin: process_x
  @(posedge clk);
  @(posedge clk);
end

So it should not be possible to execute in one clock cycle.