Verification Academy
Multiple arguments to foreach loop
SystemVerilog
SystemVerilog
,
constraint-foreach-loop
DhavalP
August 16, 2020, 6:29am
5
In reply to
dave_59
:
Is this kind of static casting?
int’{x[i] + y[i])
show post in topic