In reply to Srini @ CVCblr.com:
Actually I am designing a product which has two models. The code is almost same for these two models, only difference is in top file, one submodule instantiation is different(some parameter changes)in these two model. And that difference is depend on one input signal.
So I was trying to merge these two models code in a single code, where only difference is a submodule instantiation.