Module instantiation depending on input signal

SystemVerilog
,
2

In reply to Abhijitsjadhav:

It is not possible to instantiate a module depending on a input signal.