Mirroring signals in classes

SystemVerilog
3

In reply to dave_59:
Thanks Dave
I see there is a simulator-independent way for doing this using force / release SystemVerilog keyword. I cannot find an SystemVerilog keyword for mirroring, though