Method to accelerate simulation

SystemVerilog
8

In reply to S.P.Rajkumar.V:

Thanks S.P.Rajkumar.V!
But when I force the clock of a module, modules which share the same clock will not work either.