Memory preloading in formal verification

what should be the approach to preload something in memory in formal verification to limit the complexity and hit cases early .

The steps to do this may be tools specific. See How to Reduce the Complexity of Formal Analysis - Part 5 – Memory Abstraction - Verification Horizons.

This Siemens EDA sponsored public forum is not for discussing tool specific usage or issues. Please read your tool’s user manual or contact your tool vendor directly for support.