In reply to chr_sue:
In this case, if my DUT doesn’t have a memory but the interface of the DUT will interact with a memory which is in my testbench env, do I need to use uvm_mem or just write up a memory class myself to respond the read/write requests from the DUT?
Thanks
Rae