Memory model question

In reply to rma:

The registers of a design are mirrored in the UVM testbench. Memory is not mirrored due to memory overhead of your workstation. But UVM is providing you mechanisms to deal with memories in an easy way.