In reply to ben@SystemVerilog.us:
I have another question regarding my code which you corrected. Why did you use first_match ?
I don’t think it was necessary. I mean we are dealing with consecutive repetition and also only one repetition case. So I am not getting the importance of this construct over here?