Local var assignment in static function

SystemVerilog
4

In reply to dave_59:

Thanks!