Verification Academy
Local var assignment in static function
SystemVerilog
SystemVerilog
Des333
December 5, 2016, 1:10pm
2
In reply to
Des333
:
Yes.
See 6.8 section of IEEE Std 1800-2012.
show post in topic