Large Repetition No. Causes Slow Compile Time

SystemVerilog
, , ,
7

In reply to ben@SystemVerilog.us:

Thanks for the advise.

I have a problem with your solution though.
The state may change before check_on is high.
This causes miss trigger of assert_seq1to2 and the ones below