Issue with $stable when used with reject_on

SystemVerilog
,
4

In reply to dave_59:

Without the asynchronous sampling the assertion misses out if the Sig1 has a glitch between 2 Consecutive Clock ticks .

So I thought of sampling Sig1 asynchronously .