Expression 1: (##1(ExprA throughout ExprB[->1]) ##0 (ExprC))
Expression 2: “(##1(ExprA throughout ExprB) ##0 (ExprC))
Is there any difference b/w above two expression if used in property? The first expression is using goto repetition with constant range one, is it equivalent if i don’t use it i.e. second expression?
In reply to shubamg:
Those 2 sequences are definitly different:
Expression 1: (##1(ExprA throughout ExprB[->1]) ##0 (ExprC))
Expression 2: (##1(ExprA throughout ExprB) ##0 (ExprC))
b[->1] is equivalent to: !b[*0:$] ##1 b
Thus with the goto the sequence may last 1 cycle or an infinite number of cycles
Expression 2: (##1(ExprA throughout ExprB) ##0 (ExprC))
Since ExprB is one cycle, expression 2 becomes
(##1(ExprA and ExprB) ##0 (ExprC)) // the sequence “and”
and that can be simplified as
(##1(ExprA && ExprB) ##0 (ExprC)) // sequence “and” of 2 expression is same as Boolean &&
Ben Cohen
http://www.systemverilog.us/ ben@systemverilog.us
For training, consulting, services: contact Home - My cvcblr
- SVA Handbook 4th Edition, 2016 ISBN 978-1518681448
- A Pragmatic Approach to VMM Adoption 2006 ISBN 0-9705394-9-5
- Using PSL/SUGAR for Formal and Dynamic Verification 2nd Edition, 2004, ISBN 0-9705394-6-0
- Real Chip Design and Verification Using Verilog and VHDL, 2002 isbn 978-1539769712
- Component Design by Example ", 2001 ISBN 0-9705394-0-1
- VHDL Coding Styles and Methodologies, 2nd Edition, 1999 ISBN 0-7923-8474-1
- VHDL Answers to Frequently Asked Questions, 2nd Edition ISBN 0-7923-8115
- SVA Alternative for Complex Assertions
https://verificationacademy.com/news/verification-horizons-march-2018-issue - SVA: Package for dynamic and range delays and repeats - SystemVerilog - Verification Academy
- SVA in a UVM Class-based Environment
https://verificationacademy.com/verification-horizons/february-2013-volume-9-issue-1/SVA-in-a-UVM-Class-based-Environment