Is there an elegant way to override a testbench parameter from the test besides defparam in SystemVerilog

[noel]

In reply to dave_59:

Yes embedding the tb in test is another way of accomplishing it.