Verification Academy
Is there a way to pack the SystemVerilog structures using the packing macros?
UVM
UVM
dave_59
March 1, 2018, 3:48pm
2
In reply to
mseyunni
:
Not sure which macros you are referring to.
show post in topic