Is OK, in my situation, for a driver to have an analysis port or for a monitor to drive an interface signal?

UVM
5

In reply to aarelovich:

OK, your IP is a VIP (verification IP). Is this a UVM agent or environment?
Then you can generate a sequence to drive the fifo_full signal.