In reply to desperadorocks:
This is the final design. These situations are very very unlikely. Basically they are not a problem.
In reply to chr_sue:
The IP that will be connected to the DUT is the one that will emit the FIFO_full signal. I need (in my driver) to simulate this behaviour in order to see if the DUT reacts accordingly to that signal.
I hope that clarifies it for you.