Is it possible to use SVA syntax inside a system verilog code, outside assertion

SystemVerilog
, ,
5

thanks a lot.

so it means that $stable can be used outside an assertion. in a clocked process then.

if the process is not clocked, like an “initial” or combinational process, is it possible to use “stable” ? using a default clockgroup maybe ?