Is it possible to map 2 different sequencers to a reg_map one for read one for write?

In reply to MICRO_91:

In my understanding AXI does not allow concurrent RD and WR accesses. Do you agree?