Is 'integer' type unsigned by default ? As mentioned in the "SystemVerilog Primer for VHDL Engineers" in "Introduction to the UVM" presented by Ray Salemi

SystemVerilog
2

In reply to Anurag Chauhan:

I don’t konw about the video, but of the 4 state types, logic, reg, and time are unsigned by default, and integer is signed by default.