Is defualt keyword is supportes in constraint?

SystemVerilog
, ,
6

In reply to perumallatarun:

Hi Tarun,

This will not work in VCS. Declaring rand real gives an error first. Which simulator you are using?