Verification Academy
Is defualt keyword is supportes in constraint?
SystemVerilog
default
,
contraint
,
SystemVerilog
perumallatarun
March 29, 2016, 3:27am
4
In reply to
cgales
:
Thank you cgales I have modified it.(input to m1)
After that is the code right?
show post in topic