Verification Academy
Interface
SystemVerilog
interface-in-system-verilog
,
SystemVerilog
Dilip_Bagadi
August 6, 2014, 6:50am
2
Interface can have PARAMETERS (like modules).
here doesn’t refer time delay, it is used to override the parameters
Regards,
D
show post in topic