Interface Class and Abstract Class and when to use which one?

SystemVerilog
,
2

In reply to NPat:

Yes, there is some small overlap in the use cases between the two features, but the key motivation for interface classes is multiple inheritance.

See these DVCon 2016 papers for examples(attached)

And these blogs