Integration of a DUT with two top_level modules in a UVM SV testbench

[chr_sue]

In reply to verif_25:

Thanks, this helps:
Only another short question. The dual port ram allows concurrent access for read and write. Right?