Integration of a DUT with two top_level modules in a UVM SV testbench

In reply to verif_25:

There is still not enough information available to answer this question.
Which interface protocoll is used in the DUTs? Is it all the same or do you have differnt functional (pinlevel) interfaces?
Can you share the DUT interfaces please?