Integration of a DUT with two top_level modules in a UVM SV testbench

In reply to verif_25:

Normally independent designs have independent test benches. This is so they can provide independent stimulus and end the test when needed. Even if the stimulus is the same, uou probably want to stop a test as soon as one of the designs fails so that you don’t waste CPU time in simulation.