Integration of a DUT with two top_level modules in a UVM SV testbench

UVM
, ,
11

In reply to verif_25:

I’m struggeling with your interfaces.
memory_wrapper_rw_if has 2 clocks/resets/ena. How does this work with a single port mem?