Integration of a DUT with two top_level modules in a UVM SV testbench

In reply to chr_sue:

yes right