Input port cannot be driven

SystemVerilog
6

In reply to stas2005:

can you please tell me how did you resolve this issue

is there any way to resolve this issue without removing logic