In reply to Ayush:
If by including you mean using the SystemVerilog
`include construct, and by instanciating you mean the creation of a module instance or class object, there two constructs have nothing to do with each other. `include is used with macros and ifdef’s to for the stream of text that gets read as a compilation unit. There is no understanding of any SystemVerilog source text syntax