Import C Task not getting completed and blocking SV test

SystemVerilog
, , ,
7

In reply to dave_59:

Is it possible that simulator is not returning to SV from C if I am calling export task with wait and delay, in an import task.