Implementing a State Machine using a SystemVerilog Class

SystemVerilog
, ,
3

In reply to DigitalAce:

Your link is not an image, it is a page containing an image.

You need to use nonblocking assignments to your state variables to avoid the races.