Implementing a State Machine using a SystemVerilog Class

In reply to DigitalAce:

Ah… it looks like the simulation photo link didn’t work… I’ll see if I can fix it.