Implementing a memory model

SystemVerilog
3

That is a very interesting approach.
Do you mean connect your environment to the memory model via an interface?
Could you elaborate a bit more on that?