I am getting infite loop when run this code. And cannot understand why I am getting infinite loop

SystemVerilog
, ,
4

In reply to prafulborad3@gmail.com:

Can you explain how you think it should get out of the loop?