How to write SVA assumption

SystemVerilog
11

In reply to kddholak:

Thanks for the suggestion. I did try it but I’m still seeing the same illegal behavior that I thought I had constrained out.