In reply to ben@SystemVerilog.us:
There are multiple clocks and they are asynchronous. But I don’t think I am seeing glitches. The codec_dto_base signal is different at the clock edge.
I think I get what you’re saying about the sequence length.
It would be a lot easier if I could share a waveform snapshot here. Any ideas on how to do that?