Verification Academy
How to write constraint for generating a continuous mask
SystemVerilog
SystemVerilog
,
Constraint-to-generate-continuous-MASK-value
voraravi
July 23, 2020, 5:48pm
8
In reply to
dave_59
:
Yes, got the point. Thank you!
show post in topic