Verification Academy
How to write Assertions for timing registers
SystemVerilog
SystemVerilog
sahmed01
October 19, 2012, 2:38pm
19
As the scope of the signal is within the property, how do i dump that signal into simvision?
Thanks-
show post in topic