How to write assertions for a Clock divider

SystemVerilog
4

In reply to pk_94:

That assertion can never fail because of the [*1:$] as there are other threads to test if any thread fails.
Ben systemverilog.us