How to write assertions for a Clock divider

SystemVerilog
13

for a clock divider circuit by 3/5/7… is it possible to write a generic property

please help me out
Thanks in advance

Kind regards,
Sudharshan