How to write a system verilog assumption with all the bits are 1 but only one bit is 0?

SystemVerilog
,
2

In reply to wendy:

If you just like to check only one bit is 0, you could use $countones function, in this case, $countones(bus) == 28.