Verification Academy
How to write a assertion to check if the clock is running before a bus or signal sees a change
SystemVerilog
Assertions-clock
,
SystemVerilog
,
assertion
sairaghavendran
August 12, 2022, 5:40pm
3
Is the limit here the frequency of the clock ?
show post in topic