How to verify clock divider using SVA

[philerpeng]

In reply to ben@SystemVerilog.us:

Thanks ben, let me try it.