How to use the arguments of two different sequences for comparing in a third sequence using Assertions?

SystemVerilog
,
9

In reply to rajan passionate:

Yes Ben, it is compiling and simulating too.But as the DUT has some bug all are vacuosly passed!!